Simulation and Analysis of Various Switching Fault of Five Level Neutral Point Clamped Inverter Fed Induction Motor Drive

Sumit Kumar Sharma¹, Alok Sahu²
PG Student¹, Assistant Professor²
Department of Power Electronics¹, Department of ECE²
Mats University Arang, CG, India

Abstract:
This paper presents the simulation of three phase five level neutral point clamped (NPC) inverter fed induction motor drive and the simulation is done by MATLAB/SIMULINK. It has been widely applied in power conversion at high and medium voltages. The sinusoidal pulse width modulation (SPWM) control strategy method is used for neutral point clamped inverter to reduce the total harmonic distortion in the output waveform. The various switching fault are analyzed and the effect of faulty switches on the performance of five level NPC fed induction motor has been studied.

Keywords: NPC, Sinusoidal PWM, IGBT open, IGBT short, GATE open, GATE short, Switching State, Five Level Inverter.

I. INTRODUCTION

Nowadays, three phase induction motor is widely used because of its reliable operation, simple construction and lightness. For motor control AC induction motor drive is the fastest growing sector of the motor control. Due to improvement in power electronics technology, in the last three decade DC motor are progressively replaced by a AC motor[1][2]. DC motors have disadvantage of higher maintenance, higher rotor inertia and cost problem with brushes and commutator.

The AC machines do not have the disadvantages of DC machine. The variable speed drive commonly used in industry[3]. Multilevel inverter (MLI) are well proven as a standard configuration for the pulse width modulation (PWM) inverter drives due to utility of high dynamic response, fast power switching semiconductor devices and good spectral performance. The high frequency pulse width modulation (PWM) techniques used to improve output waveform in multilevel inverter. There are many types of PWM techniques like Sinusoidal pulse width modulation technique (SPWM), Single PWM technique, Multiple PWM technique, Space vector pulse width modulation technique (SVPWM), Selective harmonic elimination pulse width modulation techniques (SHE-PWM). Out of that selective harmonic elimination space vector modulation and sinusoidal PWM techniques are generally used[4]. Multilevel inverter MLI to obtain better quality output voltages with lower dv/dt and excessively lower distortion. They can operate with a lower power switching frequency and also reduced voltage stress is offered on power switching device[8]. The possible faults in NPC inverter fed induction motor drives such as switch open, switch short, diode open and diode short fault. Fault in control equipment like gate open and gate short fault[5][6].

II. PROPOSED NPC TOPOLOGIES

The multilevel inverter broadly classified are diode clamped MLI, flying capacitors MLI, cascade H-bridge MLI. The diode clamped multilevel inverter, also called neutral point clamped inverter. The neutral point clamped inverter obtains the staircase output waveform voltage. If m is the no. of level than no of capacitor required on the DC bus are (m-1), the no. of power electronic switches per phase are 2(m-1) and no. of diode per phase are 4(m-2). The DC voltage has three level using two capacitor C1 & C2, for five level using four capacitor[4][7][8].

Figure 1. Diode-Clamped Five Level Inverter Circuit Topology
III. METHODOLOGY

In sinusoidal pulse width modulation (SPWM), the sinusoidal wave or reference signal compared with carrier signal and the width of each signal is varied in proportional to the sine wave at the same pulse. SPWM maintaining the width of all pulses same as in the case of multiple PWM.

Triangular wave or carrier signal has present Amplitude parameter, frequency parameter, phase of each carrier and offset between the each carrier. The Reference wave also present freedom in following parameter Frequency, amplitude, phase angle and injection of zero sequence signal. Carrier based modulation technique are categorized as: Level shifted pulse width modulation (LS-PWM), Phase shifted pulse width modulation (PS-PWM) and Hybrid (H).

The proposed phase opposition disposition scheme carrier are all in phase below and above in zero reference[9]. A 180 degrees of phase shift between those above and below in zero reference. Carrier and reference waveform of five level POD scheme are shown in fig. 2. During comparison in this method, when the reference wave is smaller than carrier signal, output is ‘0’ and when the value of the reference wave is greater than the carrier signal, output is ‘+1’. Similarly the ‘-ve’ half cycle, when the reference wave is greater than the carrier wave, output is ‘-1’ and whereas when the value of reference wave is smaller than the carrier wave, output becomes ‘0’. This switching signals to be provided to different switches of the above mentioned NPC topology[1].

Table.1. Five Level Switching State

<table>
<thead>
<tr>
<th>TERMINAL VOLTAGE SWITCHING STATE</th>
<th>S2A</th>
<th>S2B</th>
<th>S3A</th>
<th>S3B</th>
<th>S4A</th>
<th>S4B</th>
<th>S5A</th>
<th>S5B</th>
<th>S6A</th>
<th>S6B</th>
<th>S7A</th>
<th>S7B</th>
<th>S8A</th>
<th>S8B</th>
</tr>
</thead>
<tbody>
<tr>
<td>ZVDC</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VDC</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>-VDC</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>-2VDC</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

IV. MATLAB/SIMULINK ANALYSIS

Figure.2. Phase Opposition Disposition

Figure.3. Simulation Model of Five Level NPC Fed Induction Motor Drive

Figure.4. Performance Characteristics of Stator Current, Speed and Torque

Figure.5. Simulated Waveform of Output Line voltage of 5-level NPC

Figure.6. Line to Line Voltage of Five Level NPC Inverter
V. FAULT ANALYSIS

CASE 1: IGBT OPEN FAULT

CASE 2: IGBT SHORT FAULT

CASE 3: GATE OPEN FAULT

CASE 4: GATE SHORT FAULT

VI. CONCLUSION

VII. REFERENCE
